A systolic array for computing B A-1

This paper is devoted to the design of a new systolic array of n (n + 1) elementary processors which computes B A-1within 4n + p - 2 time steps, where A is a dense (nonsingular) n by n matrix, B is a dense p by n matrix. The array can be directly extended to compute the vector Y = B A-1R, where R is a vector with n components. Such computations arise frequently in signal processing applications.

[1]  Kai Hwang,et al.  Partitioned Matrix Algorithms for VLSI Arithmetic Systems , 1982, IEEE Trans. Computers.

[2]  H. T. Kung,et al.  Wafer-scale integration and two-level pipelined implementations of systolic arrays , 1984, J. Parallel Distributed Comput..

[3]  David W. L. Yen,et al.  Systolic Processing and an Implementation for Signal and Image Processing , 1982, IEEE Transactions on Computers.

[4]  John V. McCanny,et al.  CMOS IMPLEMENTATION OF A SYSTOLIC MULTI-BIT CONVOLVER CHIP. , 1983 .

[5]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[6]  J. G. Nash,et al.  VLSI Processor Arrays for Matrix Manipulation , 1981 .

[7]  P.P.G. Kramer,et al.  Systolic computation and VLSI , 1982 .

[8]  Jean-Marc Delosme,et al.  Highly concurrent computing structures for matrix arithmetic and signal processing , 1982, Computer.

[9]  Thomas Kailath,et al.  A view of three decades of linear filtering theory , 1974, IEEE Trans. Inf. Theory.

[10]  H. T. Kung.  Special-Purpose Devices For Signal And Image Processing: An Opportunity In Very Large Scale Integration (VLSI) , 1980, Optics & Photonics.

[11]  Sun-Yuan Kung,et al.  On supercomputing with systolic/wavefront array processors , 1984 .

[12]  Henry Y. H. Chuang,et al.  A versatile systolic array for matrix computations , 1985, ISCA 1985.

[13]  B. Friedlander,et al.  Lattice filters for adaptive processing , 1982, Proceedings of the IEEE.

[14]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[15]  Claudio Moraga.  On a case of symbiosis between systolic arrays , 1984, Integr..

[16]  Sun-Yuan Kung,et al.  VLSI design for massively parallel signal processors , 1983, Microprocess. Microsystems.

[17]  Pierre Comon,et al.  A robust adaptive filter for noise reduction problems , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[18]  Peter R. Cappello,et al.  Completely-pipelined architectures for digital signal processing , 1983 .

[19]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[20]  Thomas Kailath,et al.  Modern signal processing , 1985 .

[21]  Rajendra Kumar,et al.  A fast algorithm for solving a Toeplitz system of equations , 1983, IEEE Trans. Acoust. Speech Signal Process..

[22]  Peter R. Cappello,et al.  Digital Signal Processing Applications of Systolic Algorithms , 1981 .